

POWER MANAGEMENT CIRCUIT

Cross Reference to Related Applications

This application is a continuation-in-part application of US Nonprovisional Application Ser. No. 10/618,901 filed July 14, 2003, which itself is continuation of US Nonprovisional Application Ser. No. 10/328,466 filed December 23, 2002, now U.S. Patent Number 6,611,129, which itself is a continuation of US Nonprovisional Application Ser. No. 09/948,828 filed September 7, 2001, now U.S. Patent Number 6,498,461, all the teachings of which are incorporated herein by reference, and claims the benefit of the filing date of US Provisional Application Ser. No. 60/313,260 filed August 17, 2001, the teachings of which are also incorporated herein by reference.

Field of the Invention

The present invention relates to power systems for electronic devices, and in particular to a power management circuit for managing and limiting an output power level provided to a rechargeable battery.

Brief Description of the Drawings

It will be appreciated by those skilled in the art that although the following Detailed Description will proceed with reference being made to preferred embodiments and methods of use, the present invention is not intended to be limited to these preferred embodiments and methods of use. Rather, the present invention is of broad scope and is intended to be limited as only set forth in the accompanying claims.

1 Other features and advantages of the present invention will become apparent as
2 the following Detailed Description proceeds, and upon reference to the Drawings,
3 wherein like numerals depict like parts, and wherein:

4 Figure 1 is a block diagram of an exemplary battery cell charging system
5 according to the present invention;

6 Figure 2 is an exemplary amplifier circuit of the present invention;

7 Figure 3 is a timing diagram representing an oscillator signal and DC signal to
8 generate a PWM signal of the system of Figure 1;

9 Figure 4A is a block diagram of an electronic device having a power management
10 circuit consistent with another embodiment where the power management circuit
11 provides a control signal to a controllable DC source;

12 Figure 4B is a block diagram of another electronic device having a power
13 management circuit consistent with FIG. 4A where the power management circuit
14 provides a control signal to a DC to DC converter;

15 Figure 5A is a more detailed block diagram of the control signal generating circuit
16 portion of the power management circuit of Figure 4A;

17 Figure 5B is a more detailed block diagram of the control signal generating circuit
18 portion of the power management circuit of Figure 4B;

19 Figure 6 is a more detailed block diagram of the power control circuit portion of
20 the power management circuit of Figures 5A and 5B;

21 Figure 7 is a plot of various signals versus time for the signals detailed in Figure
22 6;

Figure 8 is an exemplary circuit diagram of one embodiment of the power management circuit of Figure 6;

Figure 9 is a diagram of an electronic device for use with a fixed voltage output DC source and having another power management circuit consistent with another embodiment of the invention having a presence circuit to compare the voltage level of the DC source with a selectable voltage threshold level; and

Figures 10A and 10B are diagrams of exemplary embodiments of selectable voltage threshold circuits of the presence circuit of Figure 9.

Detailed Description of Exemplary Embodiments

Figure 1 depicts a voltage mode battery charger system 10 according to one exemplary embodiment. The system 10 includes a voltage mode battery charger circuit 12 for charging one or more batteries 16 using a DC source 14. The DC source may be an AC/DC adapter or other power supply. Circuit 12 operates to control the duty cycle of the Buck converter circuit 18 (comprising an inductor and capacitor, as is well understood in the art) via switches 20, to control the amount of charging power delivered to the battery 16. As an overview, circuit 12 controls the duty cycle of the Buck converter 18 by monitoring the source current, the battery charging current (current mode) and the battery voltage (voltage mode). Battery charging current is sensed across the sense resistor (or impedance) R_{sch} . Instead of sensing the current through the inductor (as in conventional current mode topologies), the present invention uses a voltage mode topology by sensing the current across R_{sch} . In this manner, and by utilizing both battery current control and voltage, the present invention achieves more

1 accurate charging of the battery towards the end of the charging cycle, and provides more
2 accurate charge termination than can be achieved with conventional current mode
3 charging topologies. The details of the system 10 are described below.

4 Essentially, the charger circuit 12 operates to control the duty cycle of the buck
5 converter 18 by controlling the power on the compensation capacitor Ccomp 38. The
6 circuit 12 includes a battery current control section comprised of sense amplifier 26 and
7 transconductance amplifier 28, a battery voltage control section comprised of summing
8 block 30 and transconductance amplifier 32, and a power control section comprised of
9 sense amplifier 34 and transconductance amplifier 36. The battery current control section
10 and battery voltage control section each generate signals indicative of the battery current
11 and voltage, respectively. The power control section generates a signal indicative of the
12 power available from the source 14. Each of these sections is combined (at node 60), and
13 if any of these sections exceeds a threshold, the power delivered to the charge capacitor
14 decreases, thereby reducing the duty cycle of the Buck converter. This operation is
15 described in greater detail below.

16 The duty cycle of the Buck converter 18 is controlled by the comparator 40, via
17 switches 20. The input of the comparator 40 is the voltage on the compensation capacitor
18 (Ccomp) 38 and a sawtooth signal generated by the oscillator 44. The output of the
19 comparator 40 is a PWM signal 68, whose pulse width (duty cycle) is reflected in the
20 intersection of the amplitude of the voltage on Ccomp 38 and the sawtooth signal. In this
21 sense, the duty cycle of the PWM signal thus generated is based on the voltage on the
22 compensation capacitor 38 and the sawtooth signal generated by the oscillator 44.

23 “Based on”, as used herein, is to be interpreted broadly and generally means “as function

of” or “related to”. The higher the amplitude of the voltage on Ccomp, the greater the duty cycle of the PWM signal 68. In the exemplary embodiment, the sawtooth signal is a fixed frequency signal, and the duty cycle of the PWM is therefore adjusted by adjusting the amplitude of the voltage on Ccomp 38. Ccomp 38 is charged by the current source 42. When no signal is generated by any of the current control section, the voltage control section or the power control section, the current source charges Ccomp to maximum level, and thus the PWM is at maximum duty cycle and the Buck converter is delivering maximum charging current and voltage to the battery. Any signal generated by the current control section, the voltage control section or the power control section acts as a sink to the compensation capacitor 38, thereby reducing the voltage on the compensation capacitor and thereby reducing the duty cycle of the PWM signal. In this manner, charging current is controllably delivered to the battery 16. The particulars of the Buck converter 18 and switches 20 are well understood in this art, and are not important to the present invention, and may be generalized as a controllable DC/DC converter circuit.

Current Control

The current control section (circuit) includes a sense amplifier 26 and a transconductance amplifier 28. The sense amplifier monitors the battery charging current across the sense impedance Rsch 24, and generates a signal proportional to battery charge current. The transconductance amplifier 28 receives the output of the sense amplifier 26 and compares that signal with a programmed (desired) battery current signal Ich. As a general matter, the inputs of the transconductance amplifier 28 are voltage signals, and the output is a proportional current signal. The output of the transconductance amplifier is the current control signal 62, which is proportional to the amount the battery charging

1 current exceeds the programmed I_{ch} . I_{ch} is zero until the battery charging current
2 exceeds the programmed current value I_{ch} . The programmed value I_{ch} is set to
3 according to the particular battery type and requirements, for example set to charge a
4 conventional LiIon battery, as is well understood in the art.

5 If the battery charging current exceeds the threshold I_{ch} , the amplifier 28
6 generates a proportional current control signal 62. Since the output of the amplifier is
7 coupled to the negative side of the current source 42 (at node 60), any signal generated by
8 the amplifier 28 acts to sink current from the source 42. In turn, this operates to reduce
9 the voltage on Ccomp 38, thereby reducing the duty cycle of the PWM signal 68 and
10 reducing the charging current delivered to the battery. Since the output current control
11 signal 62 is proportional to the input values, the duty cycle is dynamically adjusted as a
12 function of battery charging current.

13 The current sense amplifier 26 may be a custom or off-the-shelf amplifier, as is
14 readily available in the art. However, as is also understood in the art, amplifier 26 must
15 provide large common mode voltage rejection. Accordingly, and referring now to Figure
16 2, another aspect of the present invention is an amplifier configuration to alleviate the
17 requirement for large common mode voltage rejection. The sense amplifier 26 depicted
18 in Figure 2 includes a switch 48 controlled by an operational amplifier 46, and gain
19 resistors R1 50 and R2 52. The amplifier 26 of Figure 2 is not sensitive to common mode
20 voltage. Rather, the switch transfers the floating differential voltage that appears across
21 R_{sch} by referring it to ground and amplifying the voltage according to the gain given by
22 $R2/R1$.

1 Voltage Control

2 The voltage control section (circuit) includes the summing block 30 and a
3 transconductance amplifier 32. In the exemplary embodiment, the summing block 30
4 includes three inputs: a high-precision reference or trim voltage Ref, a voltage set (Vset)
5 and a voltage correction (Vcor) signal. In the exemplary embodiment, the battery 16 is a
6 LiIon battery. LiIon batteries are very sensitive to overvoltage conditions, and indeed
7 become hazardous if overcharged. Thus, the reference or trim signal Ref is accurate to
8 within the tolerance required by the battery. For LiIon, the tolerance is on the order of
9 +/- 0.005 Volts. However, other battery types and reference voltage requirements are
10 equally contemplated herein. Vset represents a voltage setting value, usually supplied by
11 the manufacturer of the battery. Vcor is a correction signal that is proportional to the
12 charging current, and is provided as a compensation signal for the particulars of the
13 charging apparatus and for parasitic resistance associated with the battery (since battery
14 voltage cannot be measured directly, and one must factor in parasitic resistance).
15 Although not shown, Vcor can be obtained by tapping a voltage divider placed in parallel
16 with the output of sense amplifier 26. These three signals are summed in a weighted
17 fashion in summing block 30. For example, the output of the summing block 30 can be
18 set to the reference voltage + (Vset/x) + Vcor/y; where x and y are chosen in accordance
19 with the desired voltage setting value and correction value, respectively. Vcor and Vset
20 need not be as accurate as the reference voltage, since their contribution is divided
21 diminished by x and y.

22 The output weighted voltage signal from the summer block 30 may be generally
23 deemed as a predetermined battery voltage threshold signal. The transconductance

1 amplifier 32 compares the output of the summer block to the battery voltage. The output
2 of the amplifier 32 is a voltage control signal 64, which is proportional to the amount the
3 battery voltage exceeds the threshold established by the summing block. As with the
4 current control section described above, signal 64 is nonzero if the battery voltage
5 exceeds the threshold determined by the summer block. Since the output of the amplifier
6 32 is coupled to the negative side of the current source 42 (at node 60), any signal 64
7 generated by the amplifier 32 acts to sink current from the source. In turn, this operates
8 to reduce the voltage on Ccomp 38, thereby reducing the duty cycle of the PWM signal
9 68 and reducing the charging current delivered to the battery. Since the output 64 of the
10 amplifier 32 is proportional to the input values, the duty cycle is dynamically adjusted to
11 achieve a desired battery voltage.

12 Power Control

13 The power control section (circuit) includes a sense amplifier 34 and a
14 transconductance amplifier 36. The power control section is provided to reduce the duty
15 cycle of the Buck converter, and thereby reduce the charging current delivered to the
16 battery if the DC source needs to deliver more power to an active system 72 (e.g.,
17 portable electronic device) attached to the source. The active system is coupled in
18 parallel to the charging system 10 across the sense resistor Rsac. Since the total amount
19 of power provided by the source 14 is fixed, in a well-designed system the load
20 requirements of the active system and battery charging circuit are balanced. The power
21 control section ensures that the active system always takes priority (in terms of power
22 requirements) by reducing the charging current to meet the demands of the active system.
23 Accordingly, the power control section generates a power control signal 66 proportional

1 to the amount of power required by the battery charger and the active system exceeds the
2 threshold I_{ac_lim} . I_{ac_lim} is typically the maximum that can be delivered by the adapter
3 source 14. For example, the source 14 may be simultaneously supplying power to an
4 active system (not shown) and charging current to the battery. If the portable system
5 requires more power, charging current to the battery is accordingly reduced to meet the
6 demands of the system. The source 14 is generally defined as a DC power source, as
7 may be supplied from an AC/DC adapter. Since the output voltage level provided by the
8 DC source 14 is constant, it is enough to limit the power of the DC source 14 by
9 monitoring and limiting current output of the DC source.

10 The sense amplifier 34 monitors the total adapter current delivered by the source
11 14 across the sense impedance R_{sac} 22. The total adapter (source) current includes the
12 system current (i.e., current delivered to a portable system (not shown) connected to the
13 source 14) and the battery charger circuit 12 (which is a measure of the charging current
14 divided by duty cycle of the Buck converter 18). The signal across the sense resistor
15 R_{sac} is a signal proportional to the total adapter current. The transconductance amplifier
16 36 receives the output of the sense amplifier 34 and compares that signal with a power
17 threshold signal I_{ac_lim} . Thus, if the signal across the sense resistor is larger than
18 I_{ac_lim} , this indicates that the system is requiring more power, and accordingly battery
19 charging current is to be reduced. Of course, this limit signal may be fixed, or may be
20 adjusted based on the dynamic power requirements of the system and/or changes in the
21 source. The output of the transconductance amplifier is the power control signal 66,
22 which is zero until the power required by the battery charger and the active system
23 exceeds the threshold value I_{ac_lim} .

1 If the power required by the battery charger and the active system exceeds the
2 threshold I_{ac_lim} , the amplifier 36 generates a proportional power control signal 66.
3 Since the output of the amplifier is coupled to the negative side of the current source 42
4 (at node 60), any signal generated by the amplifier 36 acts to sink current from the
5 source. In turn, this operates to reduce the voltage on Ccomp 38, thereby reducing the
6 duty cycle of the PWM signal 68 and reducing the charging current delivered to the
7 battery. Since the output 66 of the amplifier 36 is proportional to the input values, the
8 duty cycle is dynamically adjusted as a function of balancing power demands between a
9 system and the battery, and so as not to exceed a maximum power output of the DC
10 source 14.

11 Figure 3 depicts a timing diagram 70 representing the PWM signal 68 (bottom
12 figure) and the intersection between the voltage on the compensation capacitor, V_{comp} ,
13 and the sawtooth signal 44 (top figure). In the present exemplary embodiment, V_{comp}
14 is essentially a DC signal whose amplitude is moved up by the current source 42, and
15 down by either the current control signal 62, the voltage control signal 64 or the power
16 control signal 66. In other words, the value (amplitude) of V_{comp} is the sum of signals
17 (42-(62, 64 and/or 66)). By moving the value of V_{comp} downward, the duty cycle of
18 PWM signal is decreased.

19 Thus, with present invention, the duty cycle of the PWM signal can be adjusted
20 using a differential the compensation capacitor. In the exemplary embodiments,
21 adjusting the PWM is accomplished dynamically as a function of battery charging
22 current, battery voltage and/or system power requirements. The topology depicted in
23 Figure 1 is a voltage mode topology. Voltage mode topology means that the sense

1 resistor R_{sch} is placed outside of the Buck converter, and thus the current across this
2 resistor is a DC value (without ripple).

3 In another embodiment, a power management circuit 12a as further detailed
4 herein may be utilized to control a charging power level provided to a rechargeable
5 battery 16. To do so, the power management circuit 12a may be used to control a
6 controllable DC source directly (FIG. 4A) or a DC to DC converter (FIG. 4B) where the
7 output voltage of the associated DC source in each embodiment may not provide a fixed
8 output voltage level.

9 FIG. 4A illustrates an electronic device 400 having a power management circuit
10 12a consistent with the invention for controlling a battery charging parameter, e.g.,
11 battery charging current and/or voltage, provided to the rechargeable battery 16. In the
12 embodiment of FIG. 4A, this may be done by controlling an output power level of the
13 controllable DC source 404. The electronic device 400 may be any variety of electronic
14 devices including a laptop computer, cell phone, personal digital assistant, and the like.
15 Power from the controllable DC source 404 may be utilized to supply power to the
16 system 72, to the battery 16, or some combination of both in various power supply
17 modes. The battery 16 may include one or a plurality of batteries. A battery 16 may be a
18 rechargeable battery of various types such as lithium-ion, nickel-cadmium, nickel-metal
19 hydride batteries, or the like.

20 The controllable DC source 404 may be any variety of such sources known in the
21 art, e.g., a controllable ACDC adapter that accepts AC input voltage and provides a
22 controllable DC output voltage based on an appropriate control signal. The control signal
23 may be provided by the power management circuit 12a along path 421. The path 421

1 from the power management circuit 12a to the controllable DC source 404 may be a
2 separate path utilizing any variety of communication protocols known in the art. For
3 instance, the controllable DC source 404 may be configured with a serial communication
4 interface, e.g., RS232, to receive a serial control signal from the power management
5 circuit 12a. The controllable DC source 404 may alternatively be configured with an
6 analog interface to accept an analog control signal. Alternatively, the separate path 421
7 may not be necessary. For instance, the control signal from the power management
8 circuit 12a may be modulated onto the power line 25. In such an instance, both the
9 power management circuit 12a and the controllable DC source 404 are adapted with
10 modulation/demodulation circuitry known in the art to generate the feedback control
11 signal that is transposed onto the power line 25.

12 The power management circuit 12a may include a power control circuit 471 and a
13 control signal generating circuit 473. In general, the power control circuit 471 provides a
14 power control signal to the control signal generating circuit 473 representative of an
15 output power level of the controllable DC source 404. The control signal generating
16 circuit 473 may include a plurality of error amplifiers to compare signals, e.g., the power
17 control signal, with an associated threshold level for each monitored parameter similarly
18 to that previously detailed regarding the circuit 12 of FIG. 1. For instance, the plurality
19 of error amplifiers may be configured as an analog “wired-OR” topology such that the
20 error amplifier that first detects a condition exceeding the associated maximum threshold
21 level controls the command signal to the controllable adapter 404. An appropriate
22 control signal may then be communicated to the controllable DC source 404, e.g., to

1 lessen an output power parameter of the source 404 if a maximum threshold limit is
2 reached.

3 FIG. 4B illustrates another embodiment of an electronic device 400a having a
4 power management circuit 12a consistent with the invention for controlling a battery
5 charging parameter, e.g., battery charging current and/or voltage, by controlling a DC to
6 DC converter 18. The DC source 406 provides power to recharge the battery via the DC
7 to DC converter 18. The DC source 406 may have an output voltage level that varies
8 over time. For example, the DC source 406 may be a solar source where the output
9 voltage level varies with light received by the source. The DC source 406 may also be a
10 fuel cell. The DC source 406 may also provide a fixed output voltage level that is
11 different from one that the system anticipated. For instance, a user of the electronic
12 device 400a may utilize a fixed voltage output source of 15 volts when the electronic
13 device 400a expects a 20 volt source. Advantageously, the power management circuit 12
14 enables maximum power to be delivered from such DC sources with variable output
15 voltage levels as long as the maximum current output of such sources is not also
16 exceeded.

17 The control signal generating circuit 473 may provide a control signal to the DC
18 to DC converter 18. The control signal may be a PWM signal 68 as previously detailed
19 and the DC to DC converter 18 may be any variety of DC to DC converters known in the
20 art. Other elements of FIG. 4B and operation thereof are similar to those elements
21 previously detailed regarding FIG. 4A. Hence, similar circuit elements are labeled
22 similarly and any repetitive description of the elements or operation thereof is omitted
23 herein for clarity.

1 Turning to FIG. 5A, an exemplary circuit diagram of one embodiment of the
2 power management control circuit 12a is illustrated showing details of the control signal
3 generating circuit 473. The control signal generating circuit 473 includes a plurality of
4 error amplifiers 36, 472, 28, 32 to compare various signals to associated threshold levels.
5 Various elements of the control generating circuit 473 and operation thereof are similar to
6 the operation of the circuit 12 previously detailed regarding FIG. 1. Hence, similar
7 circuit elements are labeled similarly and any repetitive description of the elements or
8 operation thereof is omitted herein for clarity.

9 Because the output of the controllable DC source 404 is variable and not fixed,
10 the control signal generating circuit 473 may include both a current limit error amplifier
11 36 and a power limit error amplifier 472. The adapter current limit error amplifier 36
12 compares a signal representative of the current output of the controllable DC source 404
13 with a current limit I_{ac-lim} . The power limit error amplifier 472 compares a signal
14 representative of the power output of the controllable DC source 404 with a power limit
15 level. The control signal generating circuit 473 will reduce the duty cycle of the PWM
16 control signal provided by comparator 40 if the current limit or power threshold limit is
17 reached. The controllable DC source 404 may then be responsive to the PWM control
18 signal to reduce its output power level in such an instance. The comparator 40 may be
19 replaced by any variety of control circuits responsive to comparing the voltage on the
20 compensation capacitor 38 with the sawtooth signal from oscillator 44 to provide any
21 variety of control signal, e.g., an analog or digital signal, to control the output voltage of
22 the controllable DC source.

1 The power control circuit 471 may include the sense amplifier 34 coupled to the
2 sense resistor 22 to provide a signal representative of the current output of the
3 controllable DC source 404. The power control circuit 471 may further include a power
4 conversion circuit 577. The power conversion circuit 577 may receive the signal from
5 the output of the sense amplifier 34 representative of the current output of the
6 controllable DC source 404 and another signal VAD representative of the voltage output
7 of the controllable DC source 404 and provide a power control signal to error amplifier
8 472 representative of the output power level of the controllable DC source 404.

9 FIG. 5B illustrates another embodiment consistent with FIG. 4B where the power
10 management circuit 12a provides a control signal to the DC to DC converter 18 to control
11 a charging parameter provided to the rechargeable battery 16. The DC source 406 may
12 have an output voltage level that varies over time as previously detailed regarding FIG.
13 4B. The control signal may be a PWM signal as previously detailed and the DC to DC
14 converter 18 may be any variety of DC to DC converters known in the art. Other
15 elements of FIG. 5B and operation thereof are similar to those elements previously
16 detailed regarding FIG. 5A. Hence, similar circuit elements are labeled similarly and any
17 repetitive description of the elements or operation thereof is omitted herein for clarity.

18 Turning to FIG. 6, more details of an exemplary power control circuit 471 and
19 power conversion circuit 577 of FIGs. 5A and 5B are illustrated for providing the current
20 signal to error amplifier 36 and power signal to error amplifier 472 of the control signal
21 generating circuit 473. The power conversion circuit 577 may include classical
22 configurations of analog or digital multiplier topologies. These approaches, however,
23 may need trimming to achieve a desired accuracy. The power conversion circuit 577

1 may also include a ramp oscillator 608, a comparator 610, a multiplier 612, and a filter
2 614 as further detailed herein.

3 In general, the power control circuit 471 may include the sense amplifier 34 that
4 monitors the voltage drop across sense resistor 22 and provides an IAD signal to the
5 noninverting input terminal of the comparator 610. The IAD signal may be a DC voltage
6 signal representative of the current from the DC source 404 or 406. A fixed frequency
7 sawtooth signal may then be provided to the inverting input of the comparator 610 by a
8 ramp oscillator 608. The output of the ramp oscillator 44 of the control signal generating
9 circuit 473 may also be utilized to provide this signal to the comparator 610. As a result,
10 the comparator 610 provides an adapter current pulse width modulated signal IAD_PWM
11 where the pulse width or duty cycle is based on the value of the IAD signal.

12 The multiplier 612 multiplies the IAD_PWM signal with a VAD signal
13 representative of the output voltage level of the DC source 404 or 406 to obtain a
14 power_PWM signal. The power_PWM signal may be a pulse width modulated signal
15 having a pulse width representative of the current output of the DC source 404 or 406 and
16 having an amplitude representative of the voltage output of the DC source 404 or 406.
17 As such, the power_PWM signal is representative of the instantaneous output power level
18 of the DC source 404 or 406. The power_PWM signal may then be input to a filter 614
19 which in turn outputs a power signal having a DC voltage level. Such a power signal
20 output from the filter 614 may then be provided to the error amplifier 472 of the control
21 signal generating circuit 473. If the instantaneous output power level increases beyond
22 the predetermined power threshold level, the error amplifier 472 would cause the
23 comparator 40 provide a PWM signal to reduce a charging parameter provided to the

1 battery. The PWM signal may be provided to the controllable DC source 404 or the DC
2 to DC converter 18.

3 The power control circuit 471 may also include a current control circuit 606. The
4 current control circuit 606 includes the sense amplifier 34 to provide the IAD signal to
5 the control signal generating circuit 473. The control signal generating circuit 473 may
6 have an error amplifier 36 to accept this IAD signal and compare it to a current threshold
7 limit. If the output current level increases beyond a predetermined current limit, the
8 control generating circuit 473 would provide a control signal to reduce a charging
9 parameter, e.g., charging current, provided to the battery 16.

10 Turning to FIG. 7, plots of various signals over time are illustrated to further
11 explain the operation of the power control circuit 471 of FIG. 6. The two input signals
12 received by the comparator 610, or the IAD signal 711 and the sawtooth signal 714, are
13 illustrated in graph 708. The sawtooth signal 714 may be a fixed frequency signal such
14 that the intersection of the sawtooth signal 714 and the IAD signal 711 defines the pulse
15 width or duty cycle of the resultant IAD_PWM signal 716. For instance, the time
16 interval between time t1 and time t3 represents one period. The IAD_PWM signal 716 is
17 at a digital zero between times t1 and t2 and a digital one between times t2 and t3.
18 Hence, the time interval between times t2 and t3 defines the pulse width or duty cycle of
19 the IAD_PWM signal 716 from the comparator 610.

20 As the IAD signal 711 increases from the position shown in graph 708, the pulse
21 width of the resulting IAD_PWM signal 716 also increases. Similarly, as the IAD signal
22 711 decreases from the position shown in graph 708, the pulse width of the resulting

1 IAD_PWM signal 716 also decreases. The amplitude of the IAD_PWM signal 716 has a
2 nominal value x.

3 The IAD_PWM signal 716 is then input to the multiplier 612 and multiplied by a
4 VAD signal representative of the voltage level of the DC source 404 or 406. As such, the
5 output of the multiplier 612 or the power_PWM signal 718 results. The power_PWM
6 signal 718 therefore has a pulse width representative of the current output level of the
7 controllable adapter 404 and an amplitude y representative of the voltage output level of
8 the controllable adapter 404. The power_PWM signal 718 may then be input to the filter
9 614 to provide the power signal 720 having a constant DC power level over time. This
10 power signal may then be input to the control signal generating circuit 473, e.g., to an
11 error amplifier 472 of this circuit 473.

12 Turning to FIG. 8, a detailed circuit diagram of one embodiment of the power
13 management circuit consistent 12a with FIGs. 4A, 4B, 5A, 5B, 6 and 7 is illustrated. The
14 components of FIG. 8 similar to earlier detailed components of FIG. 6 are labeled
15 similarly. Hence, any repetitive description of such components is omitted herein for
16 clarity.

17 The sense amplifier 34 may be any variety of sense amplifiers available in the art.
18 In the embodiment of FIG. 8, the sense amplifier 34 includes a transistor MP1 controlled
19 by an operational amplifier 6a, and gain resistors R1 and R2. Similar to the embodiment
20 illustrated in FIG. 2, this sense amplifier 34 alleviates the requirement for large common
21 mode voltage rejection. The sense amplifier 34 provides the IAD signal.

22 The voltage sampling circuit 807 may include a pair of resistors R3, R4 forming a
23 voltage divider to provide a scaled down version of the output voltage of the controllable

1 adapter to the noninverting input terminal of the operation amplifier 1a. The output of
2 the operational amplifier 1a may be fed back to the inverting input terminal. Those
3 skilled in the art will recognize a variety of voltage sampling circuits to provide the VAD
4 signal to the multiplier 612.

5 The multiplier 612 may be a power buffer which effectively shifts the amplitude
6 of the input IAD_PWM signal to an amplitude level representative of the voltage level of
7 the controllable adapter. As such, the power_PWM signal is provided at the output of the
8 power buffer. The filter 614 may be an RC filter having a resistor coupled in series with
9 an input to the filter and a node 814. Coupled to the node 814 and ground may be a
10 capacitor CF. The RC filter accepts the input power_PWM signal and provides the
11 output power signal having a DC voltage value representative of the output power level
12 of the DC source.

13 Turning to FIG. 9, another embodiment of a power management circuit 12b is
14 illustrated. The power management circuit 12b includes a presence circuit 903
15 configured to compare a voltage level of the DC source 902 with a selectable voltage
16 threshold level as further detailed herein. In this way, a single power management circuit
17 12b may be used with a plurality of DC sources 902 having an associated plurality of
18 fixed output voltage levels.

19 In general, the power management circuit 12b includes a control signal generating
20 circuit 905 and a presence circuit 903. The control signal generating circuit 905 may
21 include a plurality of error amplifiers in circuit 916 to compare signals with an associated
22 threshold level for each monitored parameter similar to that previously detailed regarding
23 the circuit 12 of FIG. 1. For instance, the plurality of error amplifiers may be configured

1 as an analog “wired-OR” topology such that the error amplifier that first detects a
2 condition exceeding the associated maximum level controls the command signal to the
3 DC to DC converter 904. The control signal generating circuit may also include PWM
4 circuitry 915 similar to that detailed in circuit 12 of FIG. 1 that provides a PWM control
5 signal to the DC to DC converter 904. For instance, the duty cycle of the PWM control
6 signal may be reduced to lessen an output power parameter of the DC to DC converter
7 904 if one of the error amplifiers detects a condition exceeding an associated maximum
8 threshold level.

9 The control signal generating circuit 905 may also include selector circuitry in
10 circuit 916 known in the art to provide a selector control signals to control, at least, the
11 state of switches SW1, SW3, and SW4 based on various monitored conditions and/or
12 commands from the host power management unit (PMU) 912.

13 The presence circuit 903 generally compares a voltage level of the DC source 902
14 with a selectable voltage threshold level. The DC source 902 may be any variety of DC
15 sources providing a fixed output voltage level, e.g., an ACDC adapter with a fixed DC
16 output voltage. Any plurality of DC sources may be utilized providing an associated
17 plurality of fixed output DC voltage levels. For example, one ACDC adapter may
18 provide a 15 volt DC output while another ACDC adapter may provide a 20 volt DC
19 output. The selected voltage threshold level V_{SEL} is selected based on the expected
20 fixed output voltage level of the particular DC source 902. The selected voltage
21 threshold level V_{SEL} may typically be a nominal value less than the expected output
22 voltage level. Therefore, if the DC source is present and providing a satisfactory voltage

1 level relative to its expected fixed voltage level, the comparison will provide a signal
2 indicative of this case.

3 To perform this comparison, the presence circuit 903 may include a comparator
4 931 accepting a voltage signal V_{DC} representative of the voltage level of the DC source
5 902 at its noninverting input terminal. The comparator 931 may also accept the
6 selectable voltage threshold level V_{SEL} at its inverting input terminal. If the voltage
7 level of the DC source exceeds the selected threshold level, the comparator provides a
8 digital one output signal to the control signal generating circuit 905 indicating that the
9 DC source 902 is present and providing a satisfactory output voltage.

10 The selectable voltage threshold level may be selected and provided to the
11 comparator 931 in a variety of ways. For instance, a selectable threshold voltage circuit
12 932 may provide the selectable threshold voltage level. Turning to FIG. 10A, the
13 selectable threshold voltage circuit 932 may include a resistor network 1004 configured
14 to receive a reference voltage level V_{REF} and provide the selected threshold voltage
15 level V_{SEL} . The resistor network 1004 may include one or more resistors arranged in a
16 variety of ways known in the art, e.g., a voltage divider, to achieve a desired or selected
17 threshold voltage level. Alternatively, the resistor network 1004 may include at least one
18 trimmable resistive element that is trimmable to a desired resistive value. The resistive
19 element may be trimmed by any variety of ways known to those skilled in the art, e.g.,
20 laser trimming, such that the resistive network 1002, in combination with the received
21 reference voltage V_{REF} , then provides a desired threshold voltage level.

22 Alternatively, the selectable threshold voltage circuit 932 may include a memory
23 element 1006 as illustrated in FIG. 10B. The memory element 1006 may be any variety

1 of memory element that stores digital information such as, but not limited to, random-
2 access memory (RAM), programmable ROM (PROM), erasable programmable ROM
3 (EPROM), electronically erasable programmable ROM (EEPROM), dynamic RAM
4 (DRAM), magnetic disk (e.g. floppy disk and hard drive), and optical disk (e.g. CD-
5 ROM). The memory element 1006 may be a one time programmable memory element or
6 may be able to programmed a plurality of times depending on the type of memory
7 utilized and access to the memory element for additional programming. Once a
8 programmed value of a desired analog threshold voltage level is stored in memory, a
9 digital to analog converter (DAC) 1008 may be utilized to convert the stored digital
10 signal into an analog voltage signal representative of the selected voltage threshold level
11 V_SEL.

12 Further yet, the selected voltage threshold level V_SEL may alternatively be
13 selected by the host PMU 912 via instructions provided to the power management circuit
14 12b via the host bus 980. The host interface 913 of the power management circuit 12b
15 may provide signals via the internal signal bus 982 to the selectable voltage threshold
16 circuit 932 such that the desired threshold level may be dynamically programmable by
17 the host PMU 912.

18 There is thus provided a circuit for controlling a charging parameter provided to a
19 rechargeable battery. The circuit includes a power control circuit configured to provide a
20 power control signal representative of a power output level of a DC source, and a control
21 signal generating circuit configured to reduce the charging parameter provided to the
22 battery if the power output level exceeds a predetermined power threshold level.

1 There is thus also provided another circuit including a presence circuit configured
2 to compare a voltage level of a DC source having a fixed output voltage level with a
3 selectable voltage threshold level and to provide a presence signal representative of a
4 presence of the DC source if the voltage level exceeds the selectable threshold voltage
5 level. This circuit may also include a control signal generating circuit configured to
6 receive at least the presence signal and further configured to provide a control signal in
7 response to at least the presence signal.

8 Those skilled in the art will recognize numerous modifications to the present
9 invention. These and all other modifications as may be apparent to one skilled in the art
10 are deemed within the spirit and scope of the present invention, only as limited by the
11 appended claims.